Cords whi

9

____5 ___6

11 137 region.

p-channel typ MIS transistor and an n-channel type MIS

transistor to which a substrate bias is applied in a reverse

direction by the potential of said well region, and said

second logic gate includes a p-channel type MIS transistor and

an n-channel type MIS transistor to which a substrate bias is

applied in a forward direction by a potential of said well

10. (Amended) A semiconductor integrated circuit according to claim 6, wherein said first logic gate includes a p-channel type MIS transistor to which a substrate bias is applied in a reverse direction by a potential of said well region, and said second logic gate includes a p-channel type MIS transistor to which a substrate bias is applied in a forward direction by a potential in said well region.

1 11. (Amended) A semiconductor integrated circuit
2 according to claim 6, wherein said first logic gate includes a
3 p-channel type MIS transistor and an n-channel type MIS
4 transistor to which a substrate bias is applied in a reverse
5 direction by a potential in said well region.

Please add the following new claims:

 α_{λ}

- 39. (New) A semiconductor integrated circuit according
- 2 to claim 7, wherein said first logic gate includes an MIS
- 3 transistor to which a substrate bias is appli d in a reverse

() a

3

4

5

6

- 4 direction by a potential in said well region, and said second
- 5 logic gate includes an MIS transistor to which a substrate
- 6 bias is applied in a forward direction by a potential in said
- 7 well region.
- 1 40. (New) A semiconductor integrated circuit according
- 2 to claim 7, wherein said first logic gate includes a p-channel
- 3 type MIS transistor and an n-channel type MIS transistor to
- 4 which a substrate bias is applied in a reverse direction by
 - the potential of said well region, and said second logic gate

includes a p-channel type MIS transistor and an n-channel type

MIS transistor to which a substrate bias is applied in a

forward direction by a potential of said well region.

- 41. (New) A semiconductor integrated circuit according to claim 7, wherein said first logic gate includes a p-channel type MIS transistor to which a substrate bias is applied in a reverse direction by a potential of said well region, and said second logic gate includes a p-channel type MIS transistor to which a substrate bias is applied in a forward direction by a
- 7 potential in said well region.
- 1 42. (New) A semiconductor integrated circuit according
- 2 to claim 7, wherein said first logic gate includes a p-channel
- 3 type MIS transistor and an n-channel type MIS transistor to